Abstract
Introduction
It is well known that most of the defects caused in CMOS logic ICs manufactured are short ones and open ones [1] . The open defects are further classified into stack-open ones and floating gate ones. The short defects and the stuck-open defects can be detected effectively by functional logic tests, so-called Á É tests [2] , [3] , etc. The floating gate defects however cannot always be detected owing to the following reason [3] - [6] .
Potential of the floating gate is apt to be affected by the environment surrounded [5] , [7] . It may therefore vary according to the values of input vectors as if defect-free , and besides, quiescent supply current may scarcely increase as if defect-free. In other words, there can exist some defects which are detectable with neither any functional logic test nor any conventional Á É test. Thus, it is an earnest request for test engineers to develop more powerful methods to be able to detect such defects.
From the background mentioned above, an Á É test method with an externally applied electric field [8] was proposed. It intends to detect open defects by exciting the defective nodes with the electric field so that a large amount of abnormal supply current flows. It may be expected by use of the method that some of defects, which cannot be detected by any other method, turn detectable ones. Some class of floating gate defects is one of such defects. The detailed performance of the method however has not been known because it is on the way of development. This paper proposes a new Á É test method which has ability similar to one in the paper [8] . In our method, a sinusoidal signal superposed on the supply voltage is used in place of the electric field to excite the floating points. The test equipment is simpler and the effect of the sinusoidal signal on the floating point is more reliable.
In the next section, we describe the outline of our test method. In the succeeding section, we analyze the floating gate potential in order to make its principle clear. In the fourth section, feasibility of our test method is shown based on some experiments on four DUTs with an intentionally caused defect. In the fifth section, our method is compared with other conventional test ones. Finally, we conclude with a summary and our future works. On the other hand, if it has any floating gate defect, the potential of the defective node is uncertain, and the defect cannot always be detected by conventional Á É tests because of the following reason. Figure 2 shows an equivalent circuit for an inverter with a floating gate defect, where and Á are stray capacitances from the floating node to the power supply source, the ground (GND) and the corresponding input terminal, respectively. As long as Î is held invariant and Î is fixed to Ú À or Ú Ä , the potential of the defective node is determined by electrical charges stored on these capacitances. It In order to make it detectable reliably by the Á É tests, it is necessary to force the potential Î Ü of the defective node to bring into active region of the inverter. Figure 3 shows an a circuit which we developed for the purpose. Input terminals should be connected to the power supply node and the ground so that Î is fixed to Ú À and Ú Ä , respectively. The Á shown in Figure 
Test strategy
where Î Ë is a sinusoidal signal shown in the following.
If the initial value of Î Ü is at Ú ¼ , we can obtain the following solution from the equation (1).
It is found from the equation above that Î Ü varies with the change of Î Ë sinusoidally.
V =V Figure 5 . The Á flows intermittently in synchronizing with Î Ë . It is apparent that if the defective node has a initial potential between Î Ä and Î Ø as shown in Figure 4 , the defect is detectable by both conventional Á É method and our method. The defect of the DUT in such a situation as Figure 5 is however detectable only by our method, because little Á flows at Ú ¼ less than
V =V given by opposing Figure 5 . It is found that our method is also applicable to the case in the same way as Figure 5 . Thus, it is expected from above analysis that any floating gate defect can be detected by the proposed method regardless of values of Ú ¼ and , as long as is selected to enough high value.
Experimental results
For the purpose of the experimental examination, we picked up four NAND gate packages TC4011BPs manufactured by Toshiba Co.. Each of them has four 2-inputs NAND gates. We made up only one floating gate defect per package. That is, each DUT has only one defect differing from the others. Figure 7 shows the points of the defects by marking crosses (1)- (4) on a CMOS NAND circuit. Figure  8 shows them on the layout. We caused them by cutting the corresponding aluminum wires with FIB (Focused Ion Beam). were connected to the ground. For the inputs of the faulty NAND gate, the same test vectors as those in the paper [8] were given. For example, we used a test vector Ú À , Ú À for the defect(1) in Figure 7 (b), so that a current path from the power supply node to the ground may be generated.
(1) (1), (2), (3) and (4) shown in Figure 7 , respectively. The Á in each DUT was measured at enough intervals to avoid influence of the last measurement. On the way of testing, the supply current Á oscillated synchronously with the AC component superposed.
The peak supply current Á Ñ Ü in each case increases with the extension in the amplitude of the sinusoidal component. Though it is smallest in case of the defect(1), it is much larger than the leakage current which is about ¾ in unfaulty TC4011BPs. It means that all the four floating gate defects can be detected by measuring the supply current.
Though the frequency of Î × used in the results shown in Figure 10 was 1kHz, even 100Hz and 10KHz could almost get the same results. Maximum frequency depends on the DUT. 
Consideration
In this section, we consider the results shown above in comparison with those of other test methods. Figure 11 shows the relations between the amplitude of the sinusoidal wave superposed and the peak supply current Á Ñ Ü . The Á Ñ Ü in each case increases in accordance with the increase of the amplitude .
It also increases with the rise in Î except for the defect(1). It is easily found from the results that the defects(2) (4) can be detected as abnormal rise in Á not only by our method but also by conventional Á É test methods. On the contrary, the defect(1) can be detected only by our method, because Á Ñ Ü increases not with Î , but with . We also examined that it cannot be detected by means of functional logic test. Those results are summarized in Table 1 . 
We will next discus why only our method can detect the defect(1). The defect(1) was made up by cutting the wire at the location much close to the gate of MOSFET Ì Ö ¾ as shown Figure 8 . It seems therefore that the magnitude of Á is rather large in comparison with or in Figure   2 . This means that the action of Ì Ö ¾ is liable to be controlled by the potential of the input (the value of ) as if defect-free. Taking such a situation into account, we can understand the result of the defect(1) tabulated in Table 1 as follows. In the functional logic test, Ì Ö ¾ is in saturation state for the test vector Ú À Ú Ä , resulting in no fault on appearance. In the usual Á É test, the test vector Ú À is given, so that Ì Ö ¾ is in cut-off state, resulting in no fault(Á É ³ ¼). On the contrary, Á increases remarkably by the sinusoidal component in our test, resulting in fault.
Conclusion
In this paper we proposed a new Á É test method for detecting floating gate defects in CMOS ICs. The feasibility of the test is examined by some experiments on four NAND gate packages having a defect intentionally caused.
The experimental results showed that supply current could be induced synchronously with the AC component superposed on the DC power supply. It means that proposed method can detect floating gate defects rather easily than the paper [8] . It is expected our method is also applicable to stuck-open defects Our future work is applicability check for open defects of other kinds. 
